I am currently a doctoral student in the School of Integrated Circuits, Tsinghua University (SIC THU, 清华大学集成电路学院).

My research interest includes computer architecture, and hardware accelerator for post-quantum cryptography (PQC) and fully homomorphic encryption (FHE). I have published some papers at IEEE conferences and journals .

This page has been visited times.

🔥 News

• 2023.09.25:  🎉 One paper accepted by IEEE TC, about modifying the split-radix NTT for CRYSTALS-Kyber.
• 2023.08.15:  🎉 One paper accepted by IEEE TCAS-I, about enabling mixed radix-2/4 NTT in the hardware implementation of CRYSTALS-Kyber PQC by a novel memory access pattern.
• 2023.08.07:  🛠️ Start school.
• 2023.06.26:   Doctoral Practice at IIISCT, Xi’an, China.
• 2023.02.15:   Teaching assistant of microprocessor principle and design.
• 2023.02.10:  🛠️ Start school.

📝 Publications

• [J] IEEE TC W. Guo and S. Li, “Split-Radix based Compact Hardware Architecture for CRYSTALS-Kyber,” in IEEE Transactions on Computers, doi: 10.1109/TC.2023.3320040.

• Preprint arXiv W. Guo, “High-Speed (7, 2) Compressor Using A Fast Carry-Generation Logic based on Sorting Network,” arXiv preprint arXiv:2309.03643, 2023

• [J] IEEE TCAS-I W. Guo and S. Li, “Highly-Efficient Hardware Architecture for CRYSTALS-Kyber With a Novel Conflict-Free Memory Access Pattern,” in IEEE Transactions on Circuits and Systems I: Regular Papers, doi: 10.1109/TCSI.2023.3306347.

• [J] IEEE TCAS-II W. Guo, S. Li and L. Kong, “An Efficient Implementation of KYBER,” in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 3, pp. 1562-1566, March 2022, doi: 10.1109/TCSII.2021.3103184.

• [C] IEEE ISCAS W. Guo and S. Li, “Area-Efficient Modular Reduction Structure and Memory Access Scheme for NTT,” 2021 IEEE International Symposium on Circuits and Systems (ISCAS), Daegu, Korea, 2021, pp. 1-5, doi: 10.1109/ISCAS51556.2021.9401571.

• [J] IEEE TVLSI W. Guo and S. Li, “Fast Binary Counters and Compressors Generated by Sorting Network,” in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 29, no. 6, pp. 1220-1230, June 2021, doi: 10.1109/TVLSI.2021.3067010.

🛠️ Projects

• RISC-V processor with RV64I instruction set, tape-out with TSMC 110nm process, support RT-Thread operating system.
• Hardware accelerator of CRYSTALS-Kyber.
• Hardware accelerator of B/FV FHE.
• 10-bit SAR ADC, TSMC 180nm

🎖 Honors and Awards

• 2021 Comprehensive excellent scholarship.
• 2018 National Scholarship.
• 2018 The Second National Undergraduate IC Innovation and Entrepreneurship Competition (第二届全国大学生集成电路创新创业大赛), First prize of Northwest Division, National Finals Excellence Award.
• 2017 Some first and special prizes in some mathematical competitions (Non Mathematics Majors).
• 2017 National Scholarship.
• 2016 National Scholarship.

📖 Educations

• 2019.09 - now, Doctoral student in the School of Integrated Circuits, Tsinghua University (SIC THU), Beijing, China.
• 2015.09 - 2019.06, Undergraduate, School of Software and Microelectronics, Northwestern Polytechnical University (NPU), Xi’an, China.